25:40
Video length is 25:40
HDL Implementation and Verification of a High-Performance FFT
Learn how to implement and verify a high-speed signal processing algorithm using HDL Coder and HDL Verifier.
High-speed signal processing is a requirement for application such as radar, broadband wireless and backhaul. This webinar illustrates the workflow for designing a 1.6 giga-samples per second (GSPS) fast Fourier transform (FFT) algorithm and implementing it on an FPGA.
The demonstration will include:
- Developing a high-level radix-4 4096-point FFT algorithm in MATLAB.
- Building the hardware implementation model in Simulink.
- Converting the implementation to fixed-point.
- Optimizing for the target FPGA device.
- Generating synthesizable VHDL using HDL Coder that achieves 1.6 GSPS with only 60 multipliers.
- Verifying the generated VHDL using HDL Verifier.
The techniques used in this webinar can be applied to adding hardware architecture to any type of algorithm. The FFT HDL Optimized block now uses these techniques. See this example to learn how to use the block in your design.
Recorded: 23 Jun 2015
Featured Product
HDL Coder
您也可以从以下列表中选择网站:
如何获得最佳网站性能
选择中国网站(中文或英文)以获得最佳网站性能。其他 MathWorks 国家/地区网站并未针对您所在位置的访问进行优化。
美洲
- América Latina (Español)
- Canada (English)
- United States (English)
欧洲
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
亚太
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)