LTE HDL Toolbox™ provides sample-based algorithms in Simulink® blocks for design and implementation of LTE wireless communications subsystems on FPGAs and ASICs. Toolbox algorithms, gateways between frame-based and sample-based processing, and reference applications enable you to compose an LTE baseband communications subsystem in Simulink.
You can modify the reference applications for integration into your own design. HDL implementations of the toolbox algorithms are optimized for efficient resource usage and performance for prototyping or production deployment on FPGA and ASIC devices.
The toolbox algorithms are designed to generate readable, synthesizable code in VHDL® and Verilog® (with HDL Coder™). For over-the-air testing of LTE designs, you can connect transmitter and receiver models to radio devices (with Communications System Toolbox™ hardware support packages).
Discover more about LTE HDL Toolbox by exploring these resources.
Explore documentation for LTE HDL Toolbox functions and features, including release notes and examples.
View system requirements for the latest release of LTE HDL Toolbox.
View articles that demonstrate technical advantages of using LTE HDL Toolbox.
Use LTE HDL Toolbox to solve scientific and engineering challenges: